Vasavi S
VLSI Enthusiast | Physical Design Trainee
vasavi-yadav
Raichur, India
39 connections
Joined March 2026
Summary
Early-career physical design professional: Listed as a Physical Design Trainee at Maven Silicon, indicating a focus on chip physical design work at the start of their professional career. theorg
Technical background through formal engineering education: Attended Visvesvaraya Technological University from 2021 to 2025, reflecting a recent graduation timeline consistent with an entry-level engineering role.
Active on professional social network: Maintains a LinkedIn profile and has posted certification-related content, presenting themselves as a VLSI enthusiast and engaging with professional development. linkedin
Work
Education
Similar profiles
SS
Samiksha Sawarkar
Verification Engineer at Takshila Institute of VLSI Technologies
169 connections
APAdithya Prakash
1.3K connections
SDShreya Dadasaheb Yamakanmarde
VLSI Design and Verification Trainee at Maven Silicon
42 connections
DQDaud Qureshi
192 connections
JGJaiminkumar Gulale
Summer Intern at eInfochips (An Arrow Company)
98 connections
AGAishwarya Gowda
46 connections