Profile banner
Tannu Sharma

Tannu Sharma

Principal Design Engineer focused on ASIC timing and relative timing

tannu-shree
Fremont, California, USA
Joined May 2026
Favicon imagescholar.google.com
Favicon imageresearchgate.net
Favicon imageindependent.academia.edu

Summary

Specialist in timing and relative-timing methodologies for asynchronous and bundled-data circuit designs, with multiple peer-reviewed publications focused on timing validation, timing-closure algorithms, and placement/timing-driven approaches. google+2
Academic researcher who produced PhD-level work at the University of Utah (2014–2019) and contributed several conference and workshop papers on relative timing and asynchronous circuit techniques. utah+1
Transitioned into industry R&D and solutions roles after doctoral studies, holding positions at Synopsys and Cadence and later serving as a Principal Design Engineer at a multigig startup. google+1
Active in student and professional service during graduate studies (listed as IEEE Student Branch vice chair at University of Utah), indicating engagement in student leadership activities while completing graduate research. utah

Work

Education

Projects

Writing

Learning Based Timing Closure on Relative Timed Design

January 1, 2021

Exploration of machine-learning based methods to improve timing closure for relative timed circuits, aiming to improve power and performance and reduce overall runtime with commercial EDA tools.

Favicon imagemy.ece.utah.edu

Automatic Timing Closure for Relative Timed Designs

January 1, 2020

Algorithm and methodology for automatic convergence of relative timing constraints through synthesis, place-and-route and timing verification flows to create timing-closed designs.

Favicon imagemy.ece.utah.edu

Physical Design Variation in Relative Timed Asynchronous Circuits

January 1, 2017

Study of physical design variation impacts on relative timed asynchronous circuits.

Favicon imagemy.ece.utah.edu

Path Based Timing Validation for Timed Asynchronous Design

January 1, 2016

Methodology enabling commercial EDA tools to support cyclic path timing validation for timed asynchronous designs, addressing combinational cycles and controller-local timing path identification.

Favicon imagemy.ece.utah.edu

Relative Placement in Timed Asynchronous Design

January 1, 2016

Work addressing placement considerations in timed asynchronous design and their effect on timing.

Favicon imagemy.ece.utah.edu