Profile banner
Md. Atiqur Rahman

Md. Atiqur Rahman

MSc Computer Science researcher and operations leader

atiqur-rahman
Dhaka, Bangladesh
Dinajpur, Bangladesh
Joined February 2026
Favicon imageresearchgate.net
Favicon imagetheorg.com
Favicon imagegyancity.com

Network

166 connections
🎓
University Faculty Researchers
🤖
AI Cybersecurity Academics
🎯
Business Development Sales
🏦
Finance Operations Leaders
📊
Data AI Specialists
💻
Software Web Developers
🛍️
...

Summary

Researcher in low-power FPGA and VLSI techniques: Md. Atiqur Rahman has authored and co-authored multiple conference and journal papers focused on energy-efficient FPGA designs, IO-standard comparisons, voltage and frequency scaling, and green image processing hardware. ieee+3
Academic background in Computer Science and Electronics & Telecommunication: He holds an MSc in Computer Science from South Asian University and a Bachelor's in Electronics & Telecommunication Engineering, which underpin his published FPGA and VLSI research work. researchgate+1
Operational and leadership roles across organizations: Beyond research, Atiqur has held operational and leadership positions—Production Lead at The Collegiate Lineup and Head of the Bangladesh chapter at Gyancity—indicating experience managing teams and organizational activities. theorg+1
Established contact presence in Bangladesh: Public contact information lists an Uttara, Dhaka address and phone/email details, and organizational listings also reference Dinajpur, reflecting ties and presence within Bangladesh. gyancity+1

Work

Education

Writing

Capacitance and frequency scaling based energy efficient image inverter design on FPGA

Paper studying capacitance and frequency scaling to design an energy-efficient image inverter on FPGA, analyzing impacts on logic, signal, IO, leakage power and junction temperature.

Favicon imageieeexplore.ieee.org

SSTL based green image ALU design on different FPGA

Design and analysis of a green image ALU using different SSTL I/O standards on Virtex-6 and Spartan-6 FPGAs to reduce IO and clock power.

Favicon imageieeexplore.ieee.org

Leakage Power Reduction with Various IO Standards and Dynamic Voltage Scaling in Vedic Multiplier on Virtex-6 FPGA

Study of leakage (static) and design static power in Vedic multipliers on 40nm FPGA and evaluation of energy-efficient IO standards and voltage scaling techniques.

Favicon imageindjst.org

Advancement in Engineering Technology: A Novel Perspective

A general perspective on the impact of technology on society, discussing merits, demerits, and environmental considerations related to technology and engineering.

Favicon imageindjst.org

ResearchGate publication list (multiple FPGA/VLSI papers)

Collection of publications and conference papers on FPGA implementations, low-power design techniques, and related VLSI topics listed on the author's ResearchGate profile.

Favicon imageresearchgate.net