Profile banner
Raghav Sadh

Raghav Sadh

E&TC undergrad at SIT — RTL design, VLSI & data‑science enthusiast

Raghav1
Pune, Maharashtra, India
Joined December 2025

Network

247 connections
🍎
SIT Faculty Staff
📚
SIT ENTC Students
🌐
SIT Alumni Industry
💡
VLSI Semiconductor Engineers
🧠
SIT Data Science AI
🤝
SIT Student Leaders

Summary

Student leader in electronics/technical student activities: Raghav has held progressive leadership roles in SIT's Electronics Design Club (Co‑Head 2023–2024, President 2024–2025) and is listed as President on SIT event pages; he organizes and leads departmental technical events and contributes to SymbiTech activities. edu
Final‑year E&TC undergraduate with a technical focus on RTL/VLSI and data‑science: his LinkedIn summary describes him as an E&TC undergrad interested in semiconductor technology, RTL design & verification, and data science — indicating a blend of hardware design and data/ML interests.
Active campus contributor and participant: beyond club leadership, Raghav appears in multiple SIT Instagram posts and student listings (placements/public event posts), and has been involved in sports and cultural activities, suggesting well‑rounded campus engagement. instagram+1

Work

Education

Hobbies

Active in sports — has participated in swimming and tennis on behalf of SIT. instagram

Participates in campus cultural activities (skits, college events).