Profile banner
Udayan Ganguly

Udayan Ganguly

Professor in Electrical Engineering and semiconductor technology leader

Mumbai, Maharashtra, India

Summary

Udayan Ganguly is a distinguished professor in Electrical Engineering at the Indian Institute of Technology Bombay, specializing in semiconductor device physics and processing technologies. His research focuses on advanced memory solutions (Resistance RAM, Charge Trap Flash Memory, Ferroelectric RAM), neuromorphic computing, and transistor variability. He has significantly contributed to academic literature with over 85 journal articles, 130 conference articles, and 30 patents. ac+4
Beyond academia, Ganguly is a key figure in India's semiconductor ecosystem. He serves as Professor-in-Charge of the IIT Bombay Center for Semiconductor Technologies (SemiX) since 2022 and has played an instrumental role in shaping India's National Semiconductor Policy 2021 by leading the Detailed Project Report for the India Semiconductor R&D Center. He is also a member of various India Semiconductor Mission (ISM) Committees. wordpress+2
His industrial experience includes nearly four years at Applied Materials as a Senior Application Development Engineer, where he led Flash Memory Applications Development and process integration. He also held a postdoctoral position at NASA Ames Research Center, focusing on nanowire-based electronics and phase-change memories. ac+2
Ganguly is a recognized leader in his field, having served as an Editor for IEEE Electron Device Letters (2020-2023) and winning the Dr. PK Patwardhan Technology Development Award in 2018 for his contributions to national semiconductor manufacturing. He also received the Kalam Technology Innovation National Fellowship in 2022. wordpress+1

Work

Education

Writing

Chip of the new block

October 4, 2021

An article on semiconductor innovation to encourage students.

Favicon imagenitter.net

Chip Wars: India Needs Strong Risk Appetite To Win the Semiconductor Race

September 6, 2021

An op-ed discussing India's strategy for semiconductor manufacturing, co-authored with Mudit Narain.

Favicon imagenitter.net

When Computers Remember

August 17, 2020

An article discussing the power of memory in future computing.

Favicon imagenitter.net

PrxCa1−xMnO3 based stochastic neuron for Boltzmann machine to solve “maximum cut” problem

September 1, 2019
Favicon imageee.iitb.ac.in

Transient Joule Heating based Oscillator Neuron for Neuromorphic Computing

July 1, 2018
Favicon imageee.iitb.ac.in

PCMO RRAM for Integrate-and-Fire Neuron in Spiking Neural Networks

April 1, 2018
Favicon imageee.iitb.ac.in

PCMO-Based RRAM and NPN Bipolar Selector as Synapse for Energy Efficient STDP

September 1, 2017
Favicon imageee.iitb.ac.in

Analytical Estimation of Threshold Voltage Variability by Metal Gate Granularity in FinFET

August 1, 2017
Favicon imageee.iitb.ac.in

An Analytical Model to Estimate VT Distribution of Partially Correlated Fin Edges in FinFETs Due to Fin-Edge Roughness

April 1, 2017
Favicon imageee.iitb.ac.in

Sub-0.2 V Impact Ionization in Si n-i-p-i-n Diode

December 1, 2016
Favicon imageee.iitb.ac.in

Impact of Top-Surface Tunnel Oxide Nitridation on Flash Memory Performance and Reliability

January 1, 2010
Favicon imageee.iitb.ac.in

Effect of SiN on Performance and Reliability of Charge Trap Flash (CTF) Under Fowler Nordheim Tunneling Program/Erase Operation

January 1, 2009
Favicon imageee.iitb.ac.in

Enhanced Electrostatics for Low-Voltage Operations in Nanocrystal based Nanotube/Nanowire Memories

January 1, 2007
Favicon imageee.iitb.ac.in

Fermi-Level Pinning in Nanocrystal Memories

January 1, 2007
Favicon imageee.iitb.ac.in

Design Optimization of Metal Nanocrystal Memory—Part II: Gate-Stack Engineering

January 1, 2006
Favicon imageee.iitb.ac.in

High Sensitivity and Non-Linearity of Carbon-Nanotube-Based Charge Sensors

January 1, 2006
Favicon imageee.iitb.ac.in

Three dimensional analytical modeling of nanocrystal memory electrostatics

January 1, 2006
Favicon imageee.iitb.ac.in

Programmable Molecular Orbital States of C60 from Integrated Circuits

January 1, 2006
Favicon imageee.iitb.ac.in

Asymmetric Electric Field Enhancement in Nanocrystal Memories

January 1, 2005
Favicon imageee.iitb.ac.in

Carbon nanotube FET memory with charge storage in metal nanocrystal

January 1, 2005
Favicon imageee.iitb.ac.in

Novel compensation CMP for low dishing and high global planarity for ultra-planar die applications in micro-optics and MEMS

January 1, 2004
Favicon imageee.iitb.ac.in

Fabrication of Ultra-Planar Aluminum Mirror Array by Novel Encapsulation CMP for Micro-optics and MEMS applications

January 1, 2004
Favicon imageee.iitb.ac.in

Method for fabricating germanium/silicon on insulator in radio frequency sputter system

Favicon imagepatents.justia.com

Method for fabricating neuron oscillator including thermal insulating device

Favicon imagepatents.justia.com

SYSTEM AND METHOD FOR GENERATING RANDOM BIT STRING IN AN INTEGRATED CIRCUIT

Favicon imagepatents.justia.com

Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof

Favicon imagepatents.justia.com

Multi-layer charge trap silicon nitride/oxynitride layer engineering with interface region control

Favicon imagepatents.justia.com

Method and apparatus for single step selective nitridation

Favicon imagepatents.justia.com

Modification of charge trap silicon nitride with oxygen plasma

Favicon imagepatents.justia.com

Enhancing NAND flash floating gate performance

Favicon imagepatents.justia.com

Method of selective nitridation

Favicon imagepatents.justia.com

Apparatus and Methods for Cyclical Oxidation and Etching

Favicon imagepatents.justia.com

Hobbies

He likes to experiment with teaching/learning methods like "Think-Pair-Share". wordpress

He established a Football Training Program for Campus Kids in 2013. wordpress