Profile banner
Pavneet Singh Banga

Pavneet Singh Banga

VLSI and DFT engineer; MS EE student at USC

United States
Joined June 2026
Favicon imagelinkedin.com

Network

319 connections
🔌
USC MS EE Hardware
⚙️
Semiconductor ASIC Engineers
🤝
Tech Recruiters HR
🚀
Startup Entrepreneurship
🤖
USC MS CS AI ML
🔬
USC PhD Research
📊
USC MS Engineering Management

Summary

Experienced VLSI and DFT/DFX practitioner who has worked on SoC test and verification flows across industry teams.
Research-active engineer with a peer-reviewed conference publication on deploying pruned CNNs on edge devices, showing experience at the intersection of embedded/edge systems and machine learning. researchgate+1
Active in university leadership and student programs during DTU tenure, including placement coordination and student internships (USIP), indicating engagement with campus activities and industry outreach. scribd+1
Has supplemented academic learning with practical VLSI/MATLAB training through 3ST Technologies, reflecting continual skill development in VLSI and embedded toolchains. 3sttechnologies+1

Work

Education

Writing

GPU based Re-trainable Pruned CNN design for Camera Trapping at the Edge

July 1, 2020

Conference paper describing a pruned CNN architecture optimized for edge deployment (Raspberry Pi, Nvidia Jetson, Google Coral). The work evaluates several CNN models for camera trap image classification, discusses model pruning and retraining strategies for edge devices, and reports deployment/performance across edge platforms.

Favicon imageresearchgate.net